A CMOS/SOI circuit to decode Pulse-Width Modulation (PWM) signals is presented as part of a bodyimplanted neurostimulator for visual prosthesis. Since encoded data is the sole input to the circuit, the decoding technique is based on a novel double-integration concept and does not require low-pass filtering. Non-overlapping control phases are internally derived from the incoming pulses and a fastsettling comparator ensures good discrimination accuracy in the megahertz range. The circuit was integrated on a 2 mm single-metal thin-film CMOS/SOI fabrication process and has an effective area of 2 mm 2 . Measured resolution of encoding parameter a is better than 10% at 6 MHz and V DD ¼ 3:3 V: Idle-mode consumption is 340 mW. Pulses of frequencies up to 15 MHz and a ¼ 10% can be discriminated for 2:3 V # V DD # 3:3 V: Such an excellent immunity to V DD deviations meets a design specification with respect to inherent coupling losses on transmitting data and power by means of a transcutaneous link.
INTRODUCTION
With the perspective of providing quasi-ideal threeterminal transistors, the CMOS Silicon-on-Insulator (SOI) technology has increasingly become more attractive as compared to its bulk counterpart on designing integrated circuits with superior performance on temperature and radiation hardness, power consumption, latch-up hazards and others [1, 2] . The compactness of SOI circuits is increased due to the absence of separated wells for N-and P-channel devices. In addition, transistor dimensions are shrunk and stray capacitances considerably reduced by the presence of buried oxide, further pushing the frequency limit of Silicon technology. Very-low leakage currents make CMOS/SOI suitable for low-voltage, low-power (LVLP) applications such as battery-powered and humanimplanted devices.
A SOI circuit to discriminate Pulse-Width Modulation (PWM)-encoded data has been designed as part of a neurostimulator for a visual prosthesis project [3] . Commonly, PWM encoding and decoding techniques for data transmission are well known and easily accomplished. Discrimination is simplified when a clocking signal, locked-up to the main high-frequency encoding clock, is made available at the local receiver, as usually happens in network communication. In such cases, chip complexity or low-power consumption does not necessarily represent a major design constraint, however. Data can also be decoded by using the PWM signal to control the charge of an integrator with a reference applied to its input and taking the dc component of the resulting truncated ramp [4] . Nevertheless, low-pass filtering would demand very large on-chip RC values, prohibitive to body-implanted applications.
This paper introduces a four-step bit-discrimination technique that handles the requisite of a unique input to the PWM decoder. Owing to inherent coupling losses in the transcutaneous link, it should also accomplish good immunity to variations on power supply and input-data level. Furthermore, the proposed circuit should be compatible to low-voltage supplies and operate in the megahertz range while keeping power consumption at acceptable levels.
The organization of this paper is as follows. In the second section, the goals and achievements of the neurostimulator are discussed. In the third section, a classification of CMOS/SOI structures and basic SOI MOSFET modeling are briefly reviewed. The fourth section describes the PWM decoding technique and proposed circuit. Design procedures and simulation data are discussed in the fifth section. Experimental results are presented in the sixth section. Discussion and concluding remarks are summarized in the seventh section.
VISUAL PROSTHESIS
An electronic device intended to be used as a visual prosthesis for blind people has been developed [3] . Some blind patients, like those who suffer from Retinitis Pigmentosa, still have their optic nerve intact. The possibility to electrically stimulate such a nerve, and therefore, generate phosphenes (visual sensations) is, thus, investigated. Electrical stimulation is achieved through a cuff electrode wrapped around the optic nerve. The electrode is formed by several contacts connected to an electronic device generating current pulses. It has been demonstrated that cuff electrodes with several contacts may be used to selectively activate fibers or groups of fibers in a nerve [5] . In the current project, this principle is applied to the human optic nerve [6] .
An overview of the electronic devices developed is given in Fig. 1 . At the left of the chain, an image is captured by a digital camera. The artificial eye corresponds to a two-dimensional array of pixels containing photo-detectors and processing units mimicking the neural networks of the retina with real-time, parallel massive computation capabilities. This image is transformed into a digital sequence by means of image processing techniques and realized by an external digital processor. The digital sequence is then transmitted to an internal processor, part of the body-implant, through a RF transcutaneous link. Two flat coils, fixed to each side of the skin, act as transmitting and receiving loop antennas. A receiver, a single-input PWM decoder and controlled current-sources complete the body-implanted neurostimulator. RF transmission of both data and power [7] is based on a technology developed for cochlear implants. The digital sequence embeds the parameters used by the neurostimulator to generate current pulses to the four electrode contacts.
Since human experimentation takes place, it is worth noticing that safety and reliability constraints prevail over any technical consideration in the development of such a device. For this reason, the choice of the type of data being transmitted through the transcutaneous link aimed to simplify the intra-corporal part as much as possible, even at the cost of an increased complexity in the external processor. The proposed technique consists in transmitting discretized values of the current amplitude into each contact of the four electrodes, at every time-step as shown in Fig. 2 [8] . In accordance with the planned physiological experimentation, time-step has been fixed to 20 ms, and current amplitude ranges from 2 6 to 6 mA, by relative steps of less than 10%. If one adds the necessary commands and control bits, corrector bits, etc., the required bandwidth is approximately 3 Mbit/s.
Power transmission through the link not only simplifies the design of the implanted processor but it is also compulsory since consumption demands are too high to consider a battery implant, as in some pacemakers. The implanted-device consumption, including the power injected through the electrode contacts, is estimated to 200 mW. Finally, a back channel (from the implanted part to the external circuit) should also be provided in order to transfer control information as well as measurements of the current amplitude across the electrode contacts and their impedance, and others. Inevitably, such power and data-rate requirements lead to contradictory specifications. As a compromise, FSK modulation on 6 MHz data has been specified, together with a class-D modulator. This paper focuses on the design and realization of a PWM demodulator that satisfies the above specifications. A SOI circuit has been designed for power-consumption reasons.
SOI MOSFET DESIGN PARAMETERS
The cross-section of a N-channel SOI MOSFET is depicted in Fig. 3 , where the thickness of different layers and intrinsic capacitances are identified. Beneath the Si-film that lodges active devices, a buried-oxide layer, grown before any transistor processing starts, provides electrical isolation to prevent from most parasitic effects experienced in conventional bulk transistors as they find their origin in the interaction between devices and substrate. A thick Si-substrate merely provides mechanical support to the whole structure and plays no role in the transistor electrical characteristic. The mechanisms of channel formation and carrier transportation of a SOI transistor are similar to those of a standard MOSFET [9] . The main difference, however, is that the former is dually controlled by front-and back-gate bias. Both gates induce depletion regions with widths x dmax1 and x dmax2 (indices 1 and 2 stand for the front-and back-gate interface, respectively), leading to a classification of SOI transistors: (a) partially-depleted (PD), where d . x dmax1 þ x dmax2 ; and (b) fully-depleted (FD), when the Si-film is totally depleted by front-gate bias, so that d ,
Thin-film SOI transistors feature a Si-film thickness smaller than x dmax1 þ x dmax2 and are fully-depleted at threshold, regardless of back-gate biasing, although either a thin accumulation-or depletion-layer at the back-gate interface can be present. FD transistors exhibit the most attractive properties such as lower electric fields, higher mobility and small-signal transconductance, reduced stray capacitances, lower body-effect coefficient, better shortchannel behavior and a quasi-ideal subthreshold slope [1] .
The operation mode of a FD transistor (enhancement or accumulation) depends on fabrication parameters, mainly the type of gate-material used. Owing to the inherent difficulty to block Boron diffusion into the gate-oxide, identical doping-impurity (Phosphorus) in the poly-Si gate-material is normally used to implement both types of transistors. As a result, N-and P-channel transistors operate, respectively, on enhancement-(EM) and accumulation-mode (AM), the latter having the same doping polarity for source, drain and body regions.
Adopting standard MOSFET symbology, the basic modeling and small-signal parameters for a groundedsource FD SOI MOSFET with a depleted back-gate interface are reviewed in Table I [1] . As it can be noted, conventional bulk-transistor equations can be applied to model FD SOI devices, with the exception of the bodyeffect coefficient g, which is now dimensionless and constant, as it remains first-order independent of the Si-film doping concentration and the channel-to-substrate voltage, improving thus the device large-signal linearity. The threshold-voltage dependence on back-gate bias V G2 is linear, unlikely in bulk transistors. Design techniques developed for conventional CMOS circuits can thus be straightforwardly employed to the synthesis of CMOS/ SOI circuits built up of thin-film FD transistors. Figure 4 shows the decoder single input, a sequence of pulses D in with a fixed frequency f in ¼ 1=T in : Encoded by PWM, the incoming information is expressed in terms of the parameter a, whose value is referenced to a duty-cycle of 50%. A coded "0" corresponds to a pulse shorter than 
PWM DECODER DESCRIPTION
Cox1ðCSiþCox2Þ ¼ 2ðn 2 1Þ
Transistor gain-factor
Incoming PWM encoded data.
1/2T in and is represented by a , 0: Conversely, a logic "1" implies in a pulse longer than 1/2T in and a . 0: As no clock or synchronizing signal is made available, the arbitration condition corresponding to a 50%-duty cycle pulse ða ¼ 0Þ has to be internally generated. Therefore, the discriminator resolution depends on the accuracy of establishing such a condition.
The proposed double-integration discrimination technique is shown in Fig. 5 , where lossless capacitors C 1 and C 2 are charged by a current source I REF through ideal switches. These capacitors are grounded from one side and do not suffer from parasitic coupling to substrate. Full bit-discrimination demands four cycles: precharge (F 1 ), sampling (F 2 ), comparison (F 3 ) and reset (F 4 ). All non-overlapping phases are asserted during a period T in , with exception of F 2 that coincides with incoming pulse D in and has, therefore, duration of ð1=2T in Þ^a: The discrimination is carried out as follows. Upon precharging The decoder block-diagram is shown in Fig. 6 . It comprises of a schmitt-triggered edge-detector (ST/ED), a phase-generator (PG) and four integrator-comparator (INT/CMP) blocks. The input-clock to PG is derived in ST/ED upon detecting the positive transitions of incoming bit-stream. Since no external resetting signal is present, hazardous phase-generation on powering-up is avoided by turning unstable spurious states in the finite-state machine of PG. As four phases are required to accomplish the discrimination of one bit, the same number of integratorcomparator sets is needed. 
Fast-settling Comparator
The accuracy and frequency range of the proposed decoding technique depend essentially on the comparator characteristics such as resolution and propagation delay. The basic schematic of a simple low-voltage, fast-settling comparator is presented in Fig. 7 . It consists of a preamplifier made up of a differential pair loaded by diode-connected transistors (M 1 -M 14 ), a current subtractor based on wide-swing current-mirrors (M 15 -M 18 ) [10] and a latch stage (M 19 -M 22 ), which by means of positive feedback improves the recovery at nodes X and Y when F 3 ¼ "1"; speeding up comparison and providing full-scale digital output-swing. Bias voltages V CP and V CN are properly chosen to minimize the current-mirror voltage compliance to 2 V DSAT .
The comparison is carried out as follows. Capacitance C X is initially discharged by Since the output node is isolated from the input by current mirrors, no kickback effect at the comparator input occurs as full output-swing is attained. Clocked by F 3 , a second master-slave latch holds the comparison result over the four subsequent phases.
The comparator bias current I BIAS is derived from an on-chip reference-current source whose basic schematic is shown in Fig. 8 . Transistors M 22 and M 23 work on weak inversion, so that I R ¼ ð1=RÞU T ln A [11] where U T is the thermal voltage and A corresponds to the ratio W 22 /W 23 , for a fixed channel-length L. Devices M 24 -M 28 operate on strong inversion to improve current mirroring [11] and generate I BIAS ¼ BI R ; where B is the weighting factor.
As small values of a can be regarded as a small-signal overdriving, an insight into the comparator worst-case propagation delay and its dependence on design parameters can be obtained by individually analyzing the small-signal time-constants of amplifying stages. In such analyses, transistors are assumed on strong inversion and saturation region.
Considering r o3 ø r o5 and g m3 r o5 @ 1; which normally occurs, the small-signal voltage gain of the preamplifier is given by
with dominant-pole and unit-gain frequencies v c ¼ g m5 =C A and v t ¼ g m1 =C A ; respectively, where C A is the stage load-capacitance. The preamplifier transient response is then imposed by t 1 ¼ 1=v c ¼ C A =g m5 and can be improved by reducing C A and/or increasing g m5 . Small sizes W and L assigned to transistors M 3 -M 4 and M 9 -M 10 minimize the capacitance C A . Raising g m5 speeds up settling node X at the expense of lower voltage gain, however, so that a design trade-off between A V1 and g m5 should be achieved. When a linear positive-feedback takes place, the regeneration time-constant of the latch can be estimated by the equivalent small-signal circuit of Fig. 9 . Applying Kirchhoff's laws, one has
where R X and R Y represent the load resistances. In order to get an exploitable outcome, simplifying assumptions are adopted, such as C X ø C Y and R X ø R Y : Additionally, if g m21 ¼ g m19 þ g m20 is imposed by design and denoting
where t 2 ¼ C X =g m3 is the latch time-constant. Assuming that C X and C Y are mainly formed by channel capacitance C ch ¼ WLC ox ; it comes out that t 2 is proportional to L 2 =½mðV GS 2 V TH Þ and can be regarded as relatively constant for a given technology. Therefore, by imposing minimum channel length to M 19 -M 21 , the propagation delay of the regenerative latch is reduced.
CIRCUIT DESIGN AND SIMULATION
In order to meet design specifications, the circuit has to decode data at f in ¼ 6 MHz for jaj # 8:33 ns; or ja % j # 10%: A single 3.3 V-power supply is initially adopted, although the design approach can be extended to lower supply voltages. The PWM decoder was sized according to parameters of a low-voltage 2 mm CMOS/SOI fabrication process. Simulation was carried out with ELDO whose built-in models implement the equations described in [12] , with a set of parameters optimized to fit the IV characteristic of transistors fabricated with the process to be used. Upon ideal matching, Table III 
EXPERIMENTAL RESULTS
In accordance with Fig. 6 , the PWM decoder was integrated on a 2 mm single-poly, single-metal thin-film CMOS/SOI fabrication process at Microelectronics Laboratory, Catholic University of Louvain, Louvain-laNeuve. N-and P-channel transistors are fully-depleted devices with depleted back-gate interface, operating in enhancement and accumulation modes, respectively. The circuit effective-area is approximately 2 mm 2 and its microphotograph is displayed in Fig. 11 . Typically, minimum recognizable parameter a % was below 10% at 6 MHz and V DD ¼ 3:3 V: As attested by process characterization, significant transistor mismatching limits the comparator resolution to nearly 7 mV and degrades the a resolution, therefore.
Experimental waveforms of incoming and decoded data at 6 MHz and 3.3 V are shown in Fig. 12a,b , for a sequence of pulses generated with a constant encoding parameter a % ¼ 210% and a % ¼ þ7%; respectively. On the absence of incoming data, idle consumption is 340 mW. Figure 13 shows the highest operating frequency as function of power supply. Encoded pulses with frequencies up to 15 MHz and a % ¼ 10% can be discriminated for V DD spanning from 2.3 -3.3 V. Such a result represents a satisfactory immunity to supply-voltage perturbations, as demanded for body-implanted applications powered by a transcutaneous link.
CONCLUSION
A CMOS/SOI PWM discriminator intended for lowvoltage biomedical applications, as part of a bodyimplanted neurostimulator in a visual prosthesis, was designed. Based on a double-integration concept, the novel decoding technique does not require low-pass filtering and meets a design restriction of having the incoming bit-stream as the sole signal to the decoder. Consequently, the arbitration condition equivalent to encoding parameter a ¼ 0 is internally generated. The proposed technique is accomplished in four subsequent cycles. Furthermore, it provides good accuracy of discrimination while keeping circuit complexity and power consumption at acceptable levels. For a 2 mm single-poly, single-metal CMOS/SOI fabrication process, the chip size is around 2 mm 2 . The minimum recognizable encoding parameter a was typically below 10% at nominal operating-frequency and supply-voltage of 6 MHz and 3.3 V, respectively. On the absence of incoming data, idle power consumption is 340 mW. The experimental resolution of the comparator corresponds to 7 mV and is limited by component mismatching. The decoder is capable to reach operating frequencies as high as 15 MHz for a 10%-encoding parameter. An excellent immunity to power-supply variations is verified since information can be discriminated for V DD ranging from 2.3 -3.3 V. Although a nominal 3.3 V-supply was initially specified, the presented circuit can be re-sized to accommodate lower values of V DD . financial assistance on the UNESP-UCL collaboration, and to the Mivip Esprit project LTR22527, funded by the European Commission. Michel Verleysen is a research fellow of the Belgian FNRS.
